Jamadagni, HS and Sonde, BS and Shah, AV (1989) Simulation of All-Digital DPSK Modems and Synchronizers. In: Fourth IEEE Region 10 International Conference,TENCON '89, 22-24 November, Bombay,India, pp. 150-153.
![]()
|
PDF
simulation.pdf Download (253kB) |
Abstract
Bit error rate (BER), effects of synchronizer performance on demodulator, performance of demodulator under impulsive noise, Block error rate (BKER) are some of the important aspects of a Modem. To obtain quantitative data on all these aspects by mathematical analysis is usually very difficult. Hence, computer simulation is used to study Modems. This enables us to evaluate different circuit configurations, to understand their relative performances and to choose appropriate schemes for hardware realization of the Modem. In this paper various aspects of a computer program for simulating a DPSK Modem and the results of the simulation are presented. It is shown that the simulation is, indeed, very flexible and a useful tool in designing Modems.
Item Type: | Conference Paper |
---|---|
Publisher: | IEEE |
Additional Information: | Copyright 1989 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. |
Department/Centre: | Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology) |
Date Deposited: | 21 Jul 2006 |
Last Modified: | 19 Sep 2010 04:27 |
URI: | http://eprints.iisc.ac.in/id/eprint/7139 |
Actions (login required)
![]() |
View Item |