Kumar, V and Sai Saravanan, G and Selvaraja, SK (2020) Bit topology selection algorithm in design of highly accurate CMOS digital attenuator for phased array system. In: Engineering Research Express, 2 (1).
