ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 7.

Book Chapter

Biswas, Arnab Kumar and Nandy, S K and Narayan, Ranjani (2017) Multiprocessor system-on-chip for processing data in cloud computing. [Book Chapter]

Conference Proceedings

Madhu, Kavitha and Singla, Tarun and Nandy, S K and Narayan, Ranjani and Neumann, Francois and Baufreton, Philippe (2017) Work-in-Progress: REDEFINE (R)(TM) - A Case for WCET-friendly Hardware Accelerators for Real time Applications. In: International Conference on Compilers Architectures and Synthesis For Embedded Systems (CASES), OCT 15-20, 2017, Seoul, SOUTH KOREA.

Natarajan, Santhi and Kumar, N Krishna and Pal, Dehnath and Nandy, S K (2016) AccuRA: Accurate Alignment of Short Reads on Scalable Reconfigurable Accelerators. In: International Conference on Embedded Computer Systems - Architectures, Modeling and Simulation (SAMOS), JUL 17-21, 2016, Samos, GREECE, pp. 79-87.

Dhuldhule, Pratima and Lakshmi, J and Nandy, S K (2015) High Performance Computing Cloud - a Platform-as-a-Service Perspective. In: International Conference on Cloud Computing and Big Data, NOV 04-06, 2015, Shanghai, PEOPLES R CHINA, pp. 21-28.

Journal Article

Merchant, Farhad and Vatwani, Tarun and Chattopadhyay, Anupam and Raha, Soumyendu and Nandy, S K and Narayan, Ranjani (2018) Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization. In: IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 29 (8). pp. 1707-1720.

Mohammadi, Mahnaz and Krishna, Akhil and Nalesh, S and Nandy, S K (2018) A Hardware Architecture for Radial Basis Function Neural Network Classifier. In: IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 29 (3). pp. 481-495.

Nalesh, S and Madhu, Kavitha T and Das, Saptarsi and Nandy, S K and Narayan, Ranjani (2017) Energy aware synthesis of application kernels through composition of data-paths on a CGRA. In: INTEGRATION-THE VLSI JOURNAL, 58 . pp. 320-328.

This list was generated on Sun Dec 3 19:15:59 2023 IST.