Marques, Gabriel Cadilha and Garlapati, Suresh Kumar and Chatterjee, Debaditya and Dehm, Simone and Dasgupta, Subho and Aghassi, Jasmin and Tahoori, Mehdi B (2017) Electrolyte-Gated FETs Based on Oxide Semiconductors: Fabrication and Modeling. In: IEEE Transactions on Electron Devices, 64 (1). pp. 279-285. ISSN 0018-9383
PDF
IEEE_tra_ele_dev_64-1_279-285_2017.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy |
Abstract
High mobility, electrolyte-gated FETs (EGFETs), based on precursor-derived oxide semiconductors, enable the possibility of achieving printed and low voltage (<2 V) operated circuits. These EGFETs can also be realized with displaced-gate geometries. However, the displaced-gate devices are typically slow due to high electrolyte resistance resulting from the large gate-channel distances. Here, we show that a thin insulating (composite solid polymer electrolyte) layer and a top-gate geometry can largely overcome this limitation, a comprehensive comparison between the displaced-gate and the top-gate devices has been provided. In order to facilitate circuit design, we have successfully developed accurate models to predict the behavior of these top-gate EGFETs. The importance of our modeling approach is further enhanced by the fact that appropriate predictive modeling strategies for printed circuits, especially for those that are based on oxide semiconductors, are largely missing. Unlike existing transistor models that do not cover all voltage regimes (below, near, and above threshold), we propose a new modeling methodology that matches very well with the measured data, is continuous and smooth over the entire voltage range, and can be easily incorporated into SPICE simulators.
Item Type: | Journal Article |
---|---|
Publication: | IEEE Transactions on Electron Devices |
Publisher: | Institute of Electrical and Electronics Engineers Inc. |
Additional Information: | The copyright for this article belongs to the Institute of Electrical and Electronics Engineers Inc. |
Keywords: | Electrolyte-gated transistors; oxide semiconductors; printed electronics; transistor modeling |
Department/Centre: | Division of Mechanical Sciences > Materials Engineering (formerly Metallurgy) |
Date Deposited: | 13 Jun 2022 11:58 |
Last Modified: | 13 Jun 2022 11:58 |
URI: | https://eprints.iisc.ac.in/id/eprint/73401 |
Actions (login required)
View Item |