ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 31.

Conference Paper

Biswas, NN and Srikanth, C and Jacob, James (1996) Cubical CAMP for Minimization of Boolean Functions. In: 9th International Conference on VLSI Design, 1996, 3-6 January 1996, Bangalore, India, pp. 264-269.

Biswas, NN and Murthy, TVMK and Chandrasekhar, M (1991) IMS Algorithm for Learning Representations in Boolean Neural Networks. In: 1991 IEEE International Joint Conference on Neural Networks, 18-21 November, Singapore, Vol.2, 1123-1129.

Journal Article

Biswas, NN and Bhattacharyya, Swapan K (1993) Some experiments on human memory and a new neural model. In: International Journal of Systems Science, 24 (11). pp. 1987-1995.

Srinivas, Sampalli and Biswas, NN (1992) Design and Analysis of a Generalized Architecture for Reconfigurable m-ary Tree Structures. In: IEEE Transactions on Computers, 41 (11). pp. 1465-1478.

Biswas, NN and Bhattacharyya, SK (1991) Tuning capability of binary perceptron. In: Electronics Letters, 27 (13). 1206 -1207.

Biswas, NN (1990) Compatibility relation algorithm for the folding of programmable logic arrays. In: International Journal of Systems Science, 21 (8). 1589 - 1601.

Biswas, NN and Kumar , R (1990) A new algorithm for learning representations in Boolean neural networks. In: Current Science (Bangalore), 59 (12). pp. 595-600.

Jacob, James and Biswas, NN (1990) Further comments on "Detection of Faults in Programmable Logic Arrays". In: IEEE Transactions on Computers, 39 (1). pp. 155-157.

Biswas, NN (1989) Maximum compatible classes from compatibility matrices. In: Sadhana, 14 (3). pp. 213-218.

Gurunath, B and Biswas, NN (1989) An Algorithm for Multiple Output Minimization. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8 (9). pp. 1007-1013.

Bhat, C and Biswas, NN (1988) Transverse folding algorithm for PLAs. In: Electronics Letters, 24 (6). pp. 306-308.

Biswas, NN and Srinivasa, SH (1987) Fault tolerance in multiprocessor systems. In: Sadhana, 11 (1-2). pp. 93-110.

Biswas, NN and Srinivas, S and Dharanendra, Trishala (1987) A centrally controlled shuffle network for reconfigurable and fault-tolerant architecture. In: ACM SIGARCH Computer Architecture News, 15 (1). pp. 81-87.

Biswas, NN (1986) Foldable compatibility matrix for the folding of programmable logic arrays. In: International Journal of Electronics, 61 (1). pp. 97-103.

Biswas, NN (1985) On Bit Steering in the Minimization of the Control Memory of Microprogrammed Processors. In: IEEE Transactions on Computers, 34 (11). 1057 -1061.

Biswas, NN (1985) PLA folding algorithm from compatibility relations. In: Electronic Letters, 21 (21). pp. 984-986.

Mathilingan, A and Biswas, NN (1983) Don't-cares in the concurrency matrix for bit steering. In: International Journal of Electronics., 55 (2). pp. 271-273.

Ramanatha, KS and Biswas, NN (1983) A Design for Testability of Undetectable Crosspoint Faults in Programmable Logic Arrays. In: IEEE Transactions on Computers, c32 (6). pp. 551-557.

Ramanatha, KS and Biswas, NN (1983) An On-Line Algorithm for the Location of Cross Point Faults in Programmable Logic Arrays. In: IEEE Transactions on Computers, 32 (5). 438 - 444.

Ramanatha, KS and Biswas, NN (1983) An on-line algorithm for the location of cross point faults in programmable logic arrays. In: IEEE Transactions on Computers, C-32 (5). pp. 438-444.

Mathialagan, Ayakannu and Biswas, NN (1982) Bit steering of polyphase micro-commands. In: International Journal of Electronics, 53 (1). pp. 63-66.

Mathialagan, A and Biswas, NN (1980) Optimal Interconnections in the Design of Microprocessors and Digital Systems. In: IEEE Transactions on Computers, C-29 (2). pp. 145-149.

Mathialagan, A and Biswas, NN (1980) Optimal Interconnections in the Design of Microprocessors and Digital Systems. In: IEEE Journal of Solid-State Circuits, 15 (1). pp. 81-85.

Sarje, AK and Biswas, NN (1977) An Algorithm for Testing 2-Asummability of Boolean Functions. In: IEEE Transactions on Computers, C-26 (10). pp. 1049-1053.

Srivatsa, SK and Biswas, NN (1977) Annotated-bibliography on threshold logic. In: Journal of Indian institute of science, 59 (1). pp. 1-28.

Srivatsa, SK and Biswas, NN (1977) Karnaugh map analysis and synthesis of threshold functions. In: International Journal of Systems Science, 8 (12). 1385 -1399.

Rao, CVS and Biswas, NN (1975) Minimization of Incompletely Specified Sequential Machines. In: IEEE Transactions on Computers, 24 (11). pp. 1089-1100.

Biswas, NN (1974) State Minimization of Incompletely Specified Sequential Machines. In: IEEE Transactions on Computers, C23 (1). pp. 80-84.

Editorials/Short Communications

Ramanatha, KS and Biswas, NN (1988) Design of crosspoint-irredundant PLAs using minimal number of control inputs. In: IEEE Transactions on Computers, 37 (9). pp. 1130-1134.

Mathialagan, Ayakannu and Biswas, NN (1981) Bit Steering In The Minimization Of Control Memory In Microprogrammed Digital-Computers. In: IEEE Transactions on Computers, 30 (2). pp. 144-147.

Sarje, AK and Biswas, NN (1979) A New Approach to 2-Asummability Testing. In: IEEE Transactions on Computers, 28 (10). pp. 798-801.

This list was generated on Sat Apr 27 09:16:58 2024 IST.