Up a level |
Gokulan, T and Muraleedharan, A and Varghese, K (2020) Design of a 32-bit, dual pipeline superscalar RISC-V processor on FPGA. In: Proceedings - Euromicro Conference on Digital System Design, DSD 2020, 26-28 August 2020, Kranj; Slovenia, pp. 340-343.
Raghunath, KP and Manu Sagar, KV and Gokulan, T and Kumar, K and Thakur, CS (2019) ASIC Based LVDT Signal Conditioner for High-Accuracy Measurements. In: 23rd International Symposium on VLSI Design and Test, VDAT 2019, 4 - 6 July 2019, Indore, pp. 385-397.