Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor

Mehta, Nandish and Amrutur, Bharadwaj (2011) Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, PP (99). pp. 1-10.

PDF Dynamic_Supply.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy

Abstract

A generalized power tracking algorithm that minimizes power consumption of digital circuits by dynamic control of supply voltage and the body bias is proposed. A direct power monitoring scheme is proposed that does not need any replica and hence can sense total power consumed by load circuit across process, voltage, and temperature corners. Design details and performance of power monitor and tracking algorithm are examined by a simulation framework developed using UMC 90-nm CMOS triple well process. The proposed algorithm with direct power monitor achieves a power savings of 42.2% for activity of 0.02 and 22.4% for activity of 0.04. Experimental results from test chip fabricated in AMS 350 nm process shows power savings of 46.3% and 65% for load circuit operating in super threshold and near sub-threshold region, respectively. Measured resolution of power monitor is around 0.25 mV and it has a power overhead of 2.2% of die power. Issues with loop convergence and design tradeoff for power monitor are also discussed in this paper.

Item Type:	Journal Article
Publication:	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Publisher:	IEEE
Additional Information:	Copyright 2011 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Keywords:	CMOS;dynamic voltage and threshold scaling (DVTS);in-situ power monitor;leakage current control;low power;power optimum point;sleep transistor;variable body bias;variable supply voltage
Department/Centre:	Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited:	27 Dec 2011 09:02
Last Modified:	27 Dec 2011 09:02
URI:	http://eprints.iisc.ac.in/id/eprint/42824

Actions (login required)

View Item