Circuit layout through an analogy with neural networks

Rao, DS and Patnaik, LM (1992) Circuit layout through an analogy with neural networks. In: Computer-Aided Design, 24 (5). pp. 251-257.

PDF cir.pdf - Published Version Restricted to Registered users only Download (836kB) | Request a copy

Abstract

Standard-cell design methodology is an important technique in semicustom-VLSI design. It lends itself to the easy automation of the crucial layout part, and many algorithms have been proposed in recent literature for the efficient placement of standard cells. While many studies have identified the Kerninghan-Lin bipartitioning method as being superior to most others, it must be admitted that the behaviour of the method is erratic, and that it is strongly dependent on the initial partition. This paper proposes a novel algorithm for overcoming some of the deficiencies of the Kernighan-Lin method. The approach is based on an analogy of the placement problem with neural networks, and, by the use of some of the organizing principles of these nets, an attempt is made to improve the behavior of the bipartitioning scheme. The results have been encouraging, and the approach seems to be promising for other NP-complete problems in circuit layout.

Item Type:	Journal Article
Publication:	Computer-Aided Design
Publisher:	Elsevier science
Additional Information:	Copyright of this article belongs to Elsevier science.
Department/Centre:	Division of Electrical Sciences > Computer Science & Automation
Date Deposited:	05 Apr 2011 04:49
Last Modified:	05 Apr 2011 04:49
URI:	http://eprints.iisc.ac.in/id/eprint/35133

Actions (login required)

View Item