Moona, Rajat and Rajaraman, V (1991) A FIFO-based multicast network and its use in multicomputers. In: Microprocessors and Microsystems, 15 (10). pp. 543-547.
PDF
A_FIFO-based_multicast.pdf - Published Version Restricted to Registered users only Download (450kB) | Request a copy |
Abstract
We present an implementation of a multicast network of processors. The processors are connected in a fully connected network and it is possible to broadcast data in a single instruction. The network works at the processor-memory speed and therefore provides a fast communication link among processors. A number of interesting architectures are possible using such a network. We show some of these architectures which have been implemented and are functional. We also show the system software calls which allow programming of these machines in parallel mode.
Item Type: | Journal Article |
---|---|
Publication: | Microprocessors and Microsystems |
Publisher: | Elsevier science |
Additional Information: | Copyright of this article belongs to Elsevier science. |
Keywords: | Networks;microsystems;multiprocessing;FIFO;multicomputer architecture. |
Department/Centre: | Division of Interdisciplinary Sciences > Supercomputer Education & Research Centre |
Date Deposited: | 10 Nov 2010 06:08 |
Last Modified: | 10 Nov 2010 06:08 |
URI: | http://eprints.iisc.ac.in/id/eprint/33598 |
Actions (login required)
View Item |