Up a level |
Varaprasad, BKSVL and Patnaik, LM and Jamadagni, HS and Agrawal, VK (2007) A New ATPG Technique (ExpoTan) for Testing Analog Circuits. In: IEEE Transactions on Computer- Aided Design of Integrated Circuits and Designs, 26 (1). pp. 189-196.
Patnaik, LM and Jamadagni, HS and Agrawal, VK and Varaprasad, BKSVL (2002) The state of VLSI testing. In: IEEE Potentials, 21 (3). pp. 12-16.