ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 8.

Conference Paper

Ray, Biswajit and Shubhakar, * and Mahapatra, Santanu (2008) Necessity for quatum simulation for future technology nodes. In: International Workshop on Physics for Semi-conductor Devices, 16-20 Dec. 2007 , Mumbai.

Ray, Biswajit and Mahapatra, Santanu (2008) Analytical Potential Model for Omega Gate Cylindrical Nanowire Transistor. In: International Conference on Nano and Microelectronics 2008, Puducherry, India, Puducherry.

Ray, Biswajit and Mahapatra, Santanu (2008) A New Threshold Voltage Model for Omega Gate Cylindrical Nanowire Transistor. In: Joint Conference of the 21st International Conference on VLSI Design/7th International Conference on Embedded Systems, JAN 04-08, 2008, Hyderabad.

Shubhakar, * and Ray, Biswajit and Mahapatra, Santanu (2007) Challenges Posed to the State of the Art Device Simulators in Nanoscale Regime. In: VLSI Design And Test Symposium.

Ray, Biswajit and Shubhakar, * and Mahapatra, Santanu (2007) Necessity for quantum mechanical simulation for the future technology nodes. In: 14th International Workshop on the Physics of Semiconductor Devices, DEC 17-20, 2007, Mumbai.

Pal, Ashish and Das, Saptarshi and Ray, Biswajit and Mahapatra, Santanu (2007) A New Spice Simulator for Single Electron Transistor Based Integrated Circuits. In: VLSI Design And Test Symposium.

Journal Article

Ray, Biswajit and Mahapatra, Santanu (2009) Modeling of Channel Potential and Subthreshold Slope of Symmetric Double-Gate Transistor. In: IEEE Transactions on Electron Devices, 56 (2). pp. 260-266.

Ray, Biswajit and Mahapatra, Santanu (2008) Modeling and Analysis of Body Potential of Cylindrical Gate-All-Around Nanowire Transistor. In: IEEE Transactions on Electron Devices, 55 (9). pp. 2409-2416.

This list was generated on Thu Mar 28 15:16:22 2024 IST.