Up a level |
Shayan, Md and Singh, Virendra and Singh, Adit D and Fujita, Masahiro (2012) SEU Tolerant Robust Memory Cell Design. In: IEEE 18th International On-Line Testing Symposium (IOLTS), JUN 27-29, 2012, Sitges, SPAIN, pp. 13-18.
Singh, Virendra and Fujita, Masahiro (2011) “Post silicon debug of SOC designs”. In: 2011 IEEE International SOC Conference (SOCC), 26-28 Sept. 2011, Taipei, p. 18.
Krishnamoorthy, Ratna and Varadarajan, Keshavan and Fujita, Masahiro and Nandy, SK (2011) Spatio-temporal computation on a coarse grained reconfigurable architecture. In: 7th International Symposium on Applied Reconfigurable Computing, 23-25 March 2011, Belfast, United Kingdom.