![]() | Up a level |
Verkila, Satish Anand and Bondada, Siva Kumar and Amrutur, Bharadwaj S (2008) A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read. In: IEEE International Conference on VLSI Design, Hyderabad, India, 4-8 Jan. 2008 , Hyderabad.
Verkila, Satish Anand and Bondada, Siva Kumar and Amrutur, Bharadwaj S (2008) A 100MHz to 1GHz, 0.35V to 1.5V supply 256 x 64 SRAM mock using symmetrized 9T SRAM cell with controlled read. In: Joint Conference of the 21st International Conference on VLSI Design/7th International Conference on Embedded Systems, JAN 04-08, 2008, Hyderabad.