Up a level |
Bandishti, Vinayaka and Pananilath, Irshad and Bondhugula, Uday (2012) Tiling stencil computations to maximize parallelism. In: 12 Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, 2012, New York.
Bondhugula, Uday and Bandishti, Vinayaka and Pananilath, Irshad (2017) Diamond Tiling: Tiling Techniques to Maximize Parallelism for Stencil Computations. In: IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 28 (5). pp. 1285-1298.
Pananilath, Irshad and Acharya, Aravind and Vasista, Vinay and Bondhugula, Uday (2015) An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations. In: ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 12 (2).