High Throughput Hardware Acceleration for Image Generation using HLS

Prasad, AB and Varghese, K (2023) High Throughput Hardware Acceleration for Image Generation using HLS. In: UNSPECIFIED, pp. 309-313.

PDF 2023_19th_iee_asi_pac_con_cir_sys_2023.pdf - Published Version Restricted to Registered users only Download (789kB) | Request a copy

Abstract

New machine learning techniques have been developed and used to generate new data in recent years. Genera-tive adversarial networks is a neural network model that was developed by Ian Goodfellow in 2014. GAN consists of two neural networks, a generator, and a discriminator, that compete to improve the generator's ability to produce realistic outputs. The generator network tries to generate new data, whereas the discriminator network tries to detect whether the data is real or fake. Both networks compete with each other intending to generate new and unique data. In image processing, convolutional neural networks, generative adversarial networks, and numerous other advanced neural networks require numerous multiply and accumulate units, which necessitates increased processing power. In our work, we implement the conditional generative adversarial network, which can generate new images from the class label input in the hardware. As a case study, we implement the Fashion-MNIST dataset. We implement the generator network and random number generator using High Level Synthesis on the ALVEO U250 data center acceleration card. This work achieves a throughput of 252 mega frames per second. Our work presents the CPU-FPGA system utilizing the Xilinx Vitis tool flow, including end-to-end integration and hardware-specific kernel optimizations. © 2023 IEEE.

Item Type:	Conference Paper
Publication:	Proceedings - 2023 19th IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2023
Publisher:	Institute of Electrical and Electronics Engineers Inc.
Additional Information:	The copyright for this article belongs to Institute of Electrical and Electronics Engineers Inc. .
Keywords:	Convolutional neural networks; Field programmable gate arrays (FPGA); High level synthesis; Image processing; Learning systems; Number theory; Random number generation, Adversarial networks; GAN; Hardware acceleration; High-throughput; HLS; Image generations; Images processing; Machine learning techniques; Neural network model; Neural-networks, Generative adversarial networks
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited:	26 May 2024 07:13
Last Modified:	26 May 2024 07:13
URI:	https://eprints.iisc.ac.in/id/eprint/85159

Actions (login required)

View Item