Layout Design of a 1.2kV 5kW 50kHz SiC-based Neutral-Point-Clamped leg for a Modular Medium Voltage AC to LVDC Solid-State-Transformer

Harisyam, PV and Basu, K (2023) Layout Design of a 1.2kV 5kW 50kHz SiC-based Neutral-Point-Clamped leg for a Modular Medium Voltage AC to LVDC Solid-State-Transformer. In: UNSPECIFIED.

PDF Iee_int_con_pow_ele_sma_gri_ren_ene_pow_ele_sma_gri_ren_ene_sus_dev_2023 - Published Version Restricted to Registered users only Download (2MB) | Request a copy

Abstract

Medium voltage AC (MVAC) to low voltage DC (LVDC) solid-state transformers are an emerging area of power electronics. This application requires bidirectional MVAC to LVDC converters with high efficiency and power density. The use of wide band gap SiC-based devices has increased the operating frequency of solid-state transformers leading to reduced size and higher efficiency. Modular solutions using low-voltage devices are widely adopted, and the number of modules involved in such converters is directly related to the MVAC level and device voltage rating. Module count and, thus, the device count can be reduced by adopting a multi-level architecture with the module to increase the module voltage rating.In this paper, the design and development of a 1.2kV SiC-based three-level, three-phase NPC leg is presented, which is the building block of the MVAC-LVDC converter. The layout design of a NPC leg is challenging due to the existence of multiple commutation loops (4) involving more number of devices. Challenges associated with designing the Neutral point clamped (NPC) leg and minimizing the loop inductance in the commutation loops are addressed, enabling switching at 50kHz while processing 5kW power. A novel four-layer layout is proposed with individual high frequency decoupling capacitance with damping resistance for four commutation loops. The bigger commutation loop with four devices is optimized with a trade-off in the smaller loop to minimize the worst-case switching transient. Experimental results for the module at rated conditions are also presented in the paper for the DAB stage with power density higher than 1.5kW/L and peak efficiency of 97. © 2023 IEEE.

Item Type:	Conference Paper
Publication:	2023 IEEE International Conference on Power Electronics, Smart Grid, and Renewable Energy: Power Electronics, Smart Grid, and Renewable Energy for Sustainable Development, PESGRE 2023
Publisher:	Institute of Electrical and Electronics Engineers Inc.
Additional Information:	The copyright for this article belongs to Institute of Electrical and Electronics Engineers Inc.
Department/Centre:	Division of Electrical Sciences > Electrical Engineering
Date Deposited:	16 May 2024 09:00
Last Modified:	16 May 2024 09:00
URI:	https://eprints.iisc.ac.in/id/eprint/84527

Actions (login required)

View Item