ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Analysis of Non-Idealities in On-Chip Loopback Testing of Data Converters

Mandal, T and Aswin, R and Parekhji, R (2023) Analysis of Non-Idealities in On-Chip Loopback Testing of Data Converters. In: 7th IEEE International Test Conference India, ITC India 2023, 23-25 July 2023, Bangalore, India.

[img] PDF
IEEE_ITCIndia2023_2023.pdf - Published Version
Restricted to Registered users only

Download (1MB) | Request a copy
Official URL: https://doi.org/10.1109/ITCIndia59034.2023.1023539...

Abstract

The demanding linearity requirement of an on-chip ramp generator for ADC built-in self-Test (BIST) has paved the way for alternative testing routes. Loopback testing has emerged as a substitute, in which another component, for example a DAC, in the same chip is used as the ramp stimulus, significantly reducing the cost incurred due to the need for an automatic test equipment (ATE). However, fault cancellations in loopback tests can lead to faulty units being undetected in production and thereby test escapes. This work analyzes non-idealities leading to test escapes in case of an ADC to DAC loop back test. Experiments have been performed on 2 types of DAC and one type of ADC using MAT LAB models. Results indicate that, with specific fault injections, out of a total of ten different DAC to ADC loop back configurations, six resulted in fault detection while four resulted in faults getting masked. A few test and design methods are also proposed to mitigate such fault masking. © 2023 IEEE.

Item Type: Conference Paper
Publication: 2023 IEEE International Test Conference India, ITC India 2023
Publisher: Institute of Electrical and Electronics Engineers Inc.
Additional Information: The copyright for this article belongs to the Institute of Electrical and Electronics Engineers Inc.
Keywords: Automatic testing; Equipment testing; Fault detection, Build in self tests; Build-in-self-test; Builtin self tests (BIST); Data converter; Data converter test; Fault masking; Loop back testing; Loopback testing; Nonideality; On chips, Built-in self test
Department/Centre: Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited: 21 Dec 2023 04:21
Last Modified: 21 Dec 2023 04:21
URI: https://eprints.iisc.ac.in/id/eprint/83537

Actions (login required)

View Item View Item