ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Optimal architecture for ultralow noise graphene transistors at room temperature

Kakkar, S and Karnatak, P and Ali Aamir, M and Watanabe, K and Taniguchi, T and Ghosh, A (2020) Optimal architecture for ultralow noise graphene transistors at room temperature. In: Nanoscale, 12 (34). pp. 17762-17768.

[img] PDF
Nan_12_34_17762-17768_2020.pdf - Published Version
Restricted to Registered users only

Download (1MB) | Request a copy
Official URL: https://doi.org/10.1039/d0nr03448g


The fundamental origin of low-frequency noise in graphene field effect transistors (GFETs) has been widely explored but a generic engineering strategy towards low noise GFETs is lacking. Here, we systematically study and eliminate dominant sources of electrical noise to achieve ultralow noise GFETs. We find that in edge contacted, high-quality hexagonal boron nitride (hBN) encapsulated GFETs, the inclusion of a graphite bottom gate and long (≳1.2 μm) channel-contact distance significantly reduces noise as compared to global Si/SiO2 gated devices. From the scaling of the remaining noise with channel area and its temperature dependence, we attribute this to the traps in hBN. To further screen the charge traps in hBN, we place few layers of MoS2 between graphene and hBN, and demonstrate that the noise is as low as ∼5.2 × 10-9 μm2 Hz-1 (corresponding to minimum Hooge parameter ∼5.2 × 10-6) in GFETs at room temperature, which is an order of magnitude lower than the earlier reported values.

Item Type: Journal Article
Publication: Nanoscale
Publisher: Royal Society of Chemistry
Additional Information: The copyright for this article belongs to Royal Society of Chemistry.
Keywords: Field effect transistors; Graphene; III-V semiconductors; Layered semiconductors; Molybdenum compounds; Silicon; Sulfur compounds; Temperature distribution, Electrical noise; Gated devices; Graphene field effect transistor (GFETs); Hexagonal boron nitride (h-BN); Hooge parameters; Low-Frequency Noise; Optimal architecture; Temperature dependence, Graphene transistors
Department/Centre: Division of Interdisciplinary Sciences > Centre for Nano Science and Engineering
Division of Physical & Mathematical Sciences > Physics
Date Deposited: 14 Feb 2023 03:02
Last Modified: 14 Feb 2023 03:02
URI: https://eprints.iisc.ac.in/id/eprint/80229

Actions (login required)

View Item View Item