ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

A case for granularity aware page migration

Ryoo, JH and John, LK and Basu, A (2018) A case for granularity aware page migration. In: 32nd International Conference on Supercomputing, ICS 2018, 12 - 15 June 2018, Beijing, pp. 352-362.

[img] PDF
ICS 2018_352-362_2018.pdf - Published Version
Restricted to Registered users only

Download (1MB) | Request a copy
Official URL: https://doi.org/10.1145/3205289.3208064


Memory is becoming increasingly heterogeneous with the emergence of disparate memory technologies ranging from non-volatile memories like PCM, STT-RAM, and memristors to 3D-stacked memories like HBM. In such systems, data is often migrated across memory regions backed by different technologies for better overall performance. An effective migration mechanism is a prerequisite in such systems. Prior works on OS-directed page migration have focused on what data to migrate and/or on when to migrate. In this work, we demonstrate the need to investigate another dimension - how much to migrate. Specifically, we show that the amount of data migrated in a single migration operation (called “migration granularity”) is vital to the overall performance. Through analysis on real hardware, we further show that different applications benefit from different migration granularities, owing to their distinct memory access characteristics. Since this preferred migration granularity may not be known a priori, we propose a novel scheme to infer this for any given application at runtime. When implemented in the Linux OS, running on a current hardware, the performance improved by up to 36% over a baseline with a fixed migration granularity.

Item Type: Conference Paper
Publication: Proceedings of the International Conference on Supercomputing
Publisher: Association for Computing Machinery
Additional Information: The copyright for this article belongs to the Association for Computing Machinery.
Keywords: Computer operating systems; Hardware; Intelligent control; Three dimensional integrated circuits, 3D-stacked memory; Memory access; Memory region; Memory technology; Migration mechanisms; Non-volatile memory; Page migration; Runtimes, Random access storage
Department/Centre: Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited: 11 Aug 2022 09:10
Last Modified: 11 Aug 2022 09:10
URI: https://eprints.iisc.ac.in/id/eprint/75514

Actions (login required)

View Item View Item