Fast Capacitor Balancing Scheme for Low Voltage Cascaded H-bridges in Multilevel Dodecagonal Space Vector Structure

Imthias, M and Krishna Raj, R and Yadav, AK and Gopakumar, K and Cecati, C (2018) Fast Capacitor Balancing Scheme for Low Voltage Cascaded H-bridges in Multilevel Dodecagonal Space Vector Structure. In: 27th IEEE International Symposium on Industrial Electronics, ISIE 2018, 13 - 15 June 2018, Cairns, pp. 133-139.

PDF IEEE_ISIE 2018_2018_133-139_2018.pdf - Published Version Restricted to Registered users only Download (3MB) | Request a copy

Abstract

Multilevel dodecagonal space vector structure generation using switched capacitive filter with single DC link requires large filter capacitors. This paper proposes an algorithm with modified topology to reduce the large capacitance requirement. Modular units of equal low voltage cascaded H - Bridges are used to create redundancies which helps in avoiding large duration of charge or discharge of capacitor, causing voltage ripple. To utilize these created redundancies, proper selection of redundant states by considering capacitor voltage status and corresponding phase current at multiple instances within a sampling interval are made and capacitor voltages are balanced within required band with reduced value of capacitance. Results for the proposed drive scheme is included in this paper which validates the effectiveness of the algorithm.

Item Type:	Conference Paper
Publication:	IEEE International Symposium on Industrial Electronics
Publisher:	Institute of Electrical and Electronics Engineers Inc.
Additional Information:	The copyright for this article belongs to the Institute of Electrical and Electronics Engineers Inc.
Keywords:	Capacitance; Industrial electronics; Redundancy; Vector spaces, Capacitive filters; Capacitor voltages; Cascaded H-bridge; Dodecagonal space vectors; Filter capacitors; Multiple instances; Redundant state; Sampling interval, Bridge circuits
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited:	05 Aug 2022 11:43
Last Modified:	05 Aug 2022 11:43
URI:	https://eprints.iisc.ac.in/id/eprint/75412

Actions (login required)

View Item