ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

An Algorithm - Architecture Co-Designed System for Dynamic Execution-Driven Pre-Silicon Verification

Mahapatra, Ipsita Biswas and Nandy, SK (2018) An Algorithm - Architecture Co-Designed System for Dynamic Execution-Driven Pre-Silicon Verification. In: 2018 IEEE International Reliability Physics Symposium, IRPS 2018; Burlingame; United States; 11 March, 11-15 March 2018, Burlingame, CA, USA, pp. 85-89.

Full text not available from this repository. (Request a copy)
Official URL: https://doi.org/10.1109/IRPS.2018.8353573


In EDA industry, functional verification of a design-under-test (DUT) has been pre-dominantly performed through software based simulation. However, the never-ending growth of DUT size rapidly degrades their execution speed which, in turn, escalates the verification effort. This manifests the requirement for random dynamic simulation, using which only the typical behaviors, and not all possible behaviors of a chip can be verified in a time-bound simulation run. To overcome this bottleneck, the EDA industry is increasingly adopting ``hardware-accelerated simulation platforms'', which are classified as simulation-accelerators, emulators and FPGA prototypes. These platforms still do not address the state-space problem effectively, as they work in cycle-driven or event-driven mode. They also require huge design porting effort to the native development environment. Hence, the need of the hour is a simulator that needs to be design-aware enough to partition and map huge data-flow-graphs (DFGs) of scientific applications, at each abstraction level of verification and schedule it for simulation. In this paper, we present a novel approach for dynamic pre-silicon verification, called EX-DRIVE (execution-driven functional verification methodology). It addresses the state-space explosion problem in verification by hosting a variety of partitioning and mapping algorithms. We show that the proposed functional-verification flow achieves significant improvement in verification performance over industry standard simulators.

Item Type: Conference Proceedings
Series.: International Reliability Physics Symposium Proceedings
Publisher: IEEE
Additional Information: 8th IEEE International Symposium on Embedded Computing and System Design (ISED), Cochin Univ Sci & Technol, Dept Elect, Kochi, INDIA, DEC 13-15, 2018
Keywords: SoC; Execution-driven simulation; Hardware-assisted simulators; Re-configurable hardware
Department/Centre: Division of Electrical Sciences > Electrical Communication Engineering > Electrical Communication Engineering - Technical Reports
Date Deposited: 20 Jun 2019 18:29
Last Modified: 21 Jun 2019 09:10
URI: http://eprints.iisc.ac.in/id/eprint/63003

Actions (login required)

View Item View Item