Sharat, Kavya and Bandishte, Sumeet and Varghese, Kuruvilla and Bharadwaj, Amrutur (2017) A Custom Designed RISC-V ISA Compatible Processor for SoC. In: 21st International Symposium on VLSI Design and Test (VDAT), JUN 29-JUL 02, 2017, Indian Inst Technol Roorkee, Roorkee, INDIA, pp. 570-577.
Full text not available from this repository. (Request a copy)Abstract
RISC-V is an open Instruction Set Architecture (ISA) released by Berkeley Architecture Group from the University of California, at Berkeley (UCB) in 2010. This paper presents the architecture, design and complete implementation of a 32-bit customisable processor system containing a mix of features as listed below. The 32-bit processor based on RISC-V ISA, is capable of handling atomic operations in addition to all integer operations supported by the ISA. The design has a priority-based nested interrupt controller, giving the user an added flexibility to program the priority levels of interrupts. In addition, there is a debug unit which provides internal visibility during program execution. An error detection and correction interface to memories, makes the design resilient to radiation induced bit-flips. The on-chip communication interface follows the standard Wishbone specification. The design has been implemented on Xilinx Virtex-7 XC7VX48T FPGA and achieves a peak frequency of 80 MHz, with the processor stand-alone operating at 190MHz. On a 65 nm technology node, the design operates at a frequency of 170 MHz, while the processor stand-alone, a maximum frequency of 220MHz. The design occupies a footprint of 1.027 mm(2) with 32-KB on-chip memory.
| Item Type: | Conference Proceedings |
|---|---|
| Series.: | Communications in Computer and Information Science |
| Publisher: | SPRINGER-VERLAG BERLIN, HEIDELBERGER PLATZ 3, D-14197 BERLIN, GERMANY |
| Additional Information: | Copyright of this article belong to SPRINGER-VERLAG BERLIN, HEIDELBERGER PLATZ 3, D-14197 BERLIN, GERMANY |
| Department/Centre: | Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology) Division of Electrical Sciences > Electrical Communication Engineering |
| Date Deposited: | 20 Jul 2018 16:36 |
| Last Modified: | 20 Jul 2018 16:36 |
| URI: | http://eprints.iisc.ac.in/id/eprint/60265 |
Actions (login required)
 |
View Item |
