A Comparative Study of Direct Digital Frequency Synthesizer Architectures in 180nm CMOS

Suryavanshi, Rushank and Sridevi, S and Amrutur, Bharadwaj (2017) A Comparative Study of Direct Digital Frequency Synthesizer Architectures in 180nm CMOS. In: International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), AUG 10-12, 2017, Vellore Inst Technol, Vellore, INDIA.

PDF ICMDCS_2017.pdf - Published Version Restricted to Registered users only Download (613kB) | Request a copy

Abstract

Direct Digital Frequency Synthesizer (DDFS) has long been perceived as a predominant solution for producing precise, variable frequency signals having very low distortion. The paper presents an epigrammatic and a comparative study of direct digital frequency synthesizers architectures. The direct digital frequency synthesizer presented are compared on the basis of two architectures namely, the read only memory (ROM) or look up table based architecture and the other co-ordinate rotation based digital computer that eliminates the usage of the large ROM based look up table. These architectures are compared in terms of the power utilization, SFDR, etc. A mixed signal ASIC designing approach is followed for the implementation approach.

Item Type:	Conference Proceedings
Additional Information:	International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), Vellore Inst Technol, Vellore, INDIA, AUG 10-12, 2017
Department/Centre:	Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited:	14 Mar 2018 17:36
Last Modified:	14 Mar 2018 17:36
URI:	http://eprints.iisc.ac.in/id/eprint/59196

Actions (login required)

View Item