Refining Cache Behavior Prediction Using Cache Miss Paths

Nagar, Kartik and Srikant, Y N (2017) Refining Cache Behavior Prediction Using Cache Miss Paths. In: ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 16 (4).

PDF ACM_Tra_Emb_Com_Sys_16-4_103_2017.pdf - Published Version Restricted to Registered users only Download (584kB) | Request a copy

Abstract

Worst-Case Execution Time (WCET) is an important metric for programs running on real-time systems, and finding precise estimates of a program's WCET is crucial to avoid wastage of hardware resources and to improve the schedulability of task sets. Caches have a major impact on a program's execution time, and accurate estimation of a program's cache behavior can lead to significant reduction in its estimated WCET. The traditional approach to cache analysis generally targets the worst-case cache behavior of individual cache accesses and provides a safe hit-miss classification for every individual access. In this work, we show that these classifications are not sufficient to precisely capture cache behavior, since they apply to individual accesses, and often, more precise predictions can be made about groups of accesses. Further, memory accesses inside loops may show the worst-case behavior only for a subset of the iteration space. In order to predict such behavior in a scalable fashion, we use the fact that the cache behavior of an access mostly depends only on the memory accesses made in the immediate vicinity, and hence we analyze a small, fixed-size neighborhood of every access with complete precision and summarize the resulting information in the form of cache miss paths. A variety of analyses are then performed on the cache miss paths to make precise predictions about cache behavior. We also demonstrate precision issues in Abstract Interpretation-based Must and Persistence cache analysis that can be easily solved using cache miss paths. Experimental results over a wide range of benchmarks demonstrate precision improvement in WCET of multipath programs over previous approaches, and we also show how to integrate our approach with other microarchitectural analysis such as pipeline analysis.

Item Type:	Journal Article
Publication:	ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
Publisher:	ASSOC COMPUTING MACHINERY, 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
Additional Information:	Copy right for the article belong to ASSOC COMPUTING MACHINERY, 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
Department/Centre:	Division of Electrical Sciences > Computer Science & Automation
Date Deposited:	14 Mar 2018 17:38
Last Modified:	14 Mar 2018 17:38
URI:	http://eprints.iisc.ac.in/id/eprint/59185

Actions (login required)

View Item