Characterization of sub-100nm CMOS process using screening experiment technique

Srinivasaiah, HC and Bhat, Navakanta (2005) Characterization of sub-100nm CMOS process using screening experiment technique. In: Solid-State Electronics, 49 (3). pp. 431-436.

PDF Characterization_of_sub.pdf Restricted to Registered users only Download (395kB) | Request a copy

Abstract

The relative sensitivity of the CMOS device parameters on various process steps are evaluated through a systematic study. A large set of 21 process parameters that could affect the device behavior have been investigated through Plackett–Burman screening design of experiment for 100 nm CMOS disposable spacer process technique. First-order regression models obtained from the experimental data in terms of these 21 process parameters, for threshold voltage $V_{tsat}$, subthreshold slope $SS_{sat}$, on-state current $I_{dsatdrive}$, and leakage current $I_{dsatleak}$ in the saturation region, are used to determine the statistical significance of each process parameters in terms of their rank. The ranking order, indicating the statistical significance of the respective process parameters, differs between NMOS and PMOS devices. Further, a sub-set of top 10 significant process parameters are picked for NMOS device, to perform Monte-Carlo process/device simulations to estimate the statistics of the device parameters. Monte-Carlo process/device simulations were also performed in terms of all the 21 process parameters, and the statistics are again evaluated. The statistics that are computed with 10 and 21 parameters are indeed close, implying the variability arising from the remaining 11 relatively insignificant parameters is negligible. This choice of the subset of 10 significant process parameters simplifies the Design of Experiment, for second-order response-surface-modeling for a detailed study of the CMOS process.

Item Type:	Journal Article
Publication:	Solid-State Electronics
Publisher:	Elsevier
Additional Information:	The Copyright belongs to Elsevier.
Keywords:	Plackett–Burman design of experiment;Transistor mismatch;0.1 lm CMOS technology;Short-channel-effect;Statistical-process-control;Response-surface-modeling; Monte-Carlo analysis
Department/Centre:	Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited:	17 Mar 2006
Last Modified:	19 Sep 2010 04:24
URI:	http://eprints.iisc.ac.in/id/eprint/5833

Actions (login required)

View Item