A Harmonic Suppression Scheme for Full Speed Range of a Two-Level Inverter Fed Induction Motor Drive Using Switched Capacitive Filter

Pramanick, Sumit and Karthik, Sudharshan R and Azeez, Najath Abdul and Gopakumar, K and Williamson, Sheldon S and Rajashekara, Kaushik S (2017) A Harmonic Suppression Scheme for Full Speed Range of a Two-Level Inverter Fed Induction Motor Drive Using Switched Capacitive Filter. In: IEEE TRANSACTIONS ON POWER ELECTRONICS, 32 (3). pp. 2064-2071.

PDF IEEE_Tra_Pow_Ele_32-3_2064_2017.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy

Abstract

This paper proposes a novel harmonic suppression scheme for two-level inverter fed three-terminal induction motor drives using switched capacitive filter. Capacitor fed H-bridges used as filters are cascaded to conventional two-level inverter to eliminate fifth-and seventh-order harmonics for the full modulation range including a six-step operation. For the first time, two-level dodecagonal voltage space vector is implemented with single dc supply for three-terminal induction motor drive. Enabling the switched capacitive filtering at low-voltage domain and shifting the high frequency switching to the switched capacitive filter is shown. A uniform pulse width modulation technique is shown which charges and maintains the capacitor voltages while eliminating the fifth-and seventh-order harmonics for the full speed range.

Item Type:	Journal Article
Publication:	IEEE TRANSACTIONS ON POWER ELECTRONICS
Additional Information:	Copy right for this article belongs to the IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC, 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited:	31 Jan 2017 05:26
Last Modified:	31 Jan 2017 05:26
URI:	http://eprints.iisc.ac.in/id/eprint/56027

Actions (login required)

View Item