ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Design Architecture of a 2-D Separable Iterative Soft-Output Viterbi Detector

Datta, Saugata and Srinivasa, Shayan Garani (2016) Design Architecture of a 2-D Separable Iterative Soft-Output Viterbi Detector. In: IEEE TRANSACTIONS ON MAGNETICS, 52 (5, 2).

[img] PDF
IEEE_Tra_Mag_52-5_3500114_2016.pdf - Published Version
Restricted to Registered users only

Download (5MB) | Request a copy
Official URL: http://dx.doi.org/10.1109/TMAG.2015.2514282


Viterbi detectors are widely used in all communication systems dealing with transmission and storage. In this paper, we develop the theory and design architecture for a 2-D separable iterative soft-output Viterbi detector (SISOVD) for applications in 2-D storage channels extending the original work from Wu et al. (IEEE Trans. Magn., vol. 39, no. 4, pp. 2115-2120, Jul. 2003). The contribution of this paper is twofold. First, we design a non-binary soft Viterbi detector that will be used as the core engine for the SISOVD and show its equivalence to the max-log-MAP algorithm implementation. We also study the performance of the algorithm through simulations under various design parameter constraints toward a systems architecture. Second, we propose a novel digital circuit that incorporates non-uniform quantization within a sliding block design framework. The proposed detector system architecture is tested within an field programmable gate array platform and proved to be efficient in terms of resource utilization, timing, and power compared with a conventional uniform quantizer with no signal-to-noise ratio performance degradation. It shows a 13.28% reduction in the total number of slice registers, 30.26% reduction in the slice lookup tables, 21.23% reduction in the critical path delay, and 14.84% reduction in the power consumption compared with the uniform quantizer.

Item Type: Journal Article
Additional Information: Copy right for this article belongs to the IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC, 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
Keywords: A priori information; iterative detector architecture; non-binary soft-output Viterbi algorithm (SOVA); non-uniform quantization (NUQ); separable 2-D intersymbol interference (ISI) channel
Department/Centre: Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited: 11 Jun 2016 04:50
Last Modified: 11 Jun 2016 04:50
URI: http://eprints.iisc.ac.in/id/eprint/53881

Actions (login required)

View Item View Item