Accelerating method of moments based package-board 3D parasitic extraction using FPGA

Devi, Anant and Gandhi, Maulik and Varghese, Kuruvilla and Gope, Dipanjan (2016) Accelerating method of moments based package-board 3D parasitic extraction using FPGA. In: MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 58 (4). pp. 776-783.

PDF Mic_Opt_Tec_Let_58-4_776_2016.pdf - Published Version Restricted to Registered users only Download (949kB) | Request a copy

Abstract

In this article, a Field Programmable Gate Array (FPGA)-based hardware accelerator for 3D electromagnetic extraction, using Method of Moments (MoM) is presented. As the number of nets or ports in a system increases, leading to a corresponding increase in the number of right-hand-side (RHS) vectors, the computational cost for multiple matrix-vector products presents a time bottleneck in a linear-complexity fast solver framework. In this work, an FPGA-based hardware implementation is proposed toward a two-level parallelization scheme: (i) matrix level parallelization for single RHS and (ii) pipelining for multiple-RHS. The method is applied to accelerate electrostatic parasitic capacitance extraction of multiple nets in a Ball Grid Array (BGA) package. The acceleration is shown to be linearly scalable with FPGA resources and speed-ups over 10x against equivalent software implementation on a 2.4GHz Intel Core i5 processor is achieved using a Virtex-6 XC6VLX240T FPGA on Xilinx's ML605 board with the implemented design operating at 200MHz clock frequency. (c) 2016 Wiley Periodicals, Inc. Microwave Opt Technol Lett 58:776-783, 2016

Item Type:	Journal Article
Publication:	MICROWAVE AND OPTICAL TECHNOLOGY LETTERS
Publisher:	WILEY-BLACKWELL
Additional Information:	Copy right for this article belongs to the WILEY-BLACKWELL, 111 RIVER ST, HOBOKEN 07030-5774, NJ USA
Keywords:	fast electromagnetic solvers; hardware accelerator; method of moments
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology) Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited:	02 Apr 2016 05:51
Last Modified:	02 Apr 2016 05:51
URI:	http://eprints.iisc.ac.in/id/eprint/53576

Actions (login required)

View Item