ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Experimental Study on Substrate Noise Effects of a Pulsed Clocking Scheme on PLL Performance

Manikandan, RR and Amrutur, Bharadwaj (2013) Experimental Study on Substrate Noise Effects of a Pulsed Clocking Scheme on PLL Performance. In: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 60 (12). pp. 852-856.

[img] PDF
IEEE_tra_cir_sys_11_exp_bri_60-12_852_2013.pdf - Published Version
Restricted to Registered users only

Download (867kB) | Request a copy
Official URL: http://dx.doi.org/10.1109/TCSII.2013.2281942

Abstract

In this brief, the substrate noise effects of a pulsed clocking scheme on the output spur level, the phase noise, and the peak-to-peak (Pk-Pk) deterministic period jitter of an integer-N charge-pump phase-locked loop (PLL) are demonstrated experimentally. The phenomenon of noise coupling to the PLL is also explained through experiments. The PLL output frequency is 500 MHz and it is implemented in the 0.13-mu m CMOS technology. Measurements show a reduction of 12.53 dB in the PLL output spur level at an offset of 5 MHz and a reduction of 107 ps in the Pk-Pk deterministic period jitter upon reducing the duty cycle of the signal injected into the substrate from 50% to 20%. The results of the analyses suggest that using a pulsed clocking scheme for digital systems in mixed-signal integration along with other isolation techniques helps reduce the substrate noise effects on sensitive analog/radio-frequency circuits.

Item Type: Journal Article
Publication: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Publisher: IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Additional Information: This article belongs toIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC USA
Keywords: Guard rings; jitter; mixed signal; phase noise; phase-locked loop (PLL); pulse clock; spur level; substrate noise; substrate; voltage-controlled ring oscillator (VCO)
Department/Centre: Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited: 30 Jan 2014 08:28
Last Modified: 30 Jan 2014 08:28
URI: http://eprints.iisc.ac.in/id/eprint/48217

Actions (login required)

View Item View Item