Minimization of grid current distortion in parallel-connected converters through carrier interleaving

Prasad, J and Narayanan, G (2011) Minimization of grid current distortion in parallel-connected converters through carrier interleaving. In: IEEE Transactions on Industrial Electronics, PP (99).

PDF Tra_on Ind_Elec_1_2011.pdf - Published Version Restricted to Registered users only Download (979kB) | Request a copy

Abstract

Identical parallel-connected converters with unequal load sharing have unequal terminal voltages. The difference in terminal voltages is more pronounced in case of back-to-back connected converters, operated in power-circulation mode for the purpose of endurance tests. In this paper, a synchronous reference frame based analysis is presented to estimate the grid current distortion in interleaved, grid-connected converters with unequal terminal voltages. Influence of carrier interleaving angle on rms grid current ripple is studied theoretically as well as experimentally. Optimum interleaving angle to minimize the rms grid current ripple is investigated for different applications of parallel converters. The applications include unity power factor rectifiers, inverters for renewable energy sources, reactive power compensators, and circulating-power test set-up used for thermal testing of high-power converters. Optimum interleaving angle is shown to be a strong function of the average of the modulation indices of the two converters, irrespective of the application. The findings are verified experimentally on two parallel-connected converters, circulating reactive power of up to 150 kVA between them.

Item Type:	Journal Article
Publication:	IEEE Transactions on Industrial Electronics
Publisher:	IEEE
Additional Information:	Copyright of this article belongs to IEEE.
Keywords:	Carrier Interleaving; Circulating-Power Set-Up; Grid-Connected Converter; Harmonic Analysis; Parallel Converters; Pulse Width Modulated Converter; Space Vector; Synchronously Revolving Reference Frame; Waveform Quality
Department/Centre:	Division of Electrical Sciences > Electrical Engineering
Date Deposited:	17 Apr 2013 06:02
Last Modified:	17 Apr 2013 06:02
URI:	http://eprints.iisc.ac.in/id/eprint/46220

Actions (login required)

View Item