HD resolution intra prediction architecture for H.264 decoder

Shah, Jimit and Raghunandan, KS and Varghese, Kuruvilla (2012) HD resolution intra prediction architecture for H.264 decoder. In: 2012 25th International Conference on VLSI Design , January 07-January 11, Hyderabad.

PDF Int_Con_ VLSI_ Des_107_2012.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy

Abstract

High performance video standards use prediction techniques to achieve high picture quality at low bit rates. The type of prediction decides the bit rates and the image quality. Intra Prediction achieves high video quality with significant reduction in bit rate. This paper presents novel area optimized architecture for Intra prediction of H.264 decoding at HDTV resolution. The architecture has been validated on a Xilinx Virtex-5 FPGA based platform and achieved a frame rate of 64 fps. The architecture is based on multi-level memory hierarchy to reduce latency and ensure optimum resources utilization. It removes redundancy by reusing same functional blocks across different modes. The proposed architecture uses only 13% of the total LUTs available on the Xilinx FPGA XC5VLX50T.

Item Type:	Conference Paper
Publisher:	IEEE
Additional Information:	Copyright of this article belongs to IEEE.
Keywords:	Intra Prediction; H.264 Decode FPGA; Virtex-5; Video Processing
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited:	11 Mar 2013 06:13
Last Modified:	11 Mar 2013 06:13
URI:	http://eprints.iisc.ac.in/id/eprint/45931

Actions (login required)

View Item