A Multilevel inverter structure with cascaded two level and three level inverters for IM drive with CMV elimination and DC link capacitor voltage balancing

Mondal, Gopal and Gopakumar, K and Tekwani, PN and Levi, Emil (2007) A Multilevel inverter structure with cascaded two level and three level inverters for IM drive with CMV elimination and DC link capacitor voltage balancing. In: Conference Record of the 2007 IEEE Industry Applications Conference, 2007. 42nd IAS Annual Meeting. , 23-27 Sept. 2007 , New Orleans, LA .

PDF A_Multi-Level.pdf - Published Version Restricted to Registered users only Download (483kB) | Request a copy

Abstract

Common mode voltage (CMV) variations in PWM inverter-fed drives generate unwanted shaft and bearing current resulting in early motor failure. Multilevel inverters reduce this problem to some extent, with higher number of levels. But the complexity of the power circuit increases with an increase in the number of inverter voltage levels. In this paper a five-level inverter structure is proposed for open-end winding induction motor (IM) drives, by cascading only two conventional two-level and three-level inverters, with the elimination of the common mode voltage over the entire modulation range. The DC link power supply requirement is also optimized by means of DC link capacitor voltage balancing, with PWM control, using only inverter switching state redundancies. The proposed power circuit gives a simple power bus structure.

Item Type:	Conference Paper
Publisher:	IEEE
Additional Information:	Copyright 2007 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Keywords:	Common mode voltage;Multi-level inverters;Induction motor drives;Capacitor voltage balancing.
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited:	13 Oct 2011 10:13
Last Modified:	13 Oct 2011 10:13
URI:	http://eprints.iisc.ac.in/id/eprint/41362

Actions (login required)

View Item