Memory Architecture Exploration Framework for Cache Based Embedded SoC

Kumar, Rajesh TS and Ravikumar, CP and Govindarajan, R (2008) Memory Architecture Exploration Framework for Cache Based Embedded SoC. In: Proc.of the International Conference on VLSI Design (VLSI-08) Hyderabad, India, 4-8 Jan. 2008, Hyderabad .

PDF Memory_Architecture.pdf - Published Version Restricted to Registered users only Download (869kB) | Request a copy

Abstract

Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and lower energy consumption. The memory architecture of the embedded system strongly influences critical system design objectives like area, power and performance. Hence the embedded system designer performs a complete memory architecture exploration to custom design a memory architecture for a given set of applications. Further, the designer would be interested in multiple optimal design points to address various market segments. However, tight time-to-market constraints enforces short design cycle time. In this paper we address the multi-level multi-objective memory architecture exploration problem through a combination of exhaustive-search based memory exploration at the outer level and a two step based integrated data layout for SPRAM-Cache based architectures at the inner level. We present a two step integrated approach for data layout for SPRAM-Cache based hybrid architectures with the first step as data-partitioning that partitions data between SPRAM and Cache, and the second step is the cache conscious data layout. We formulate the cache-conscious data layout as a graph partitioning problem and show that our approach gives up to 34% improvement over an existing approach and also optimizes the off-chip memory address space. We experimented our approach with 3 embedded multimedia applications and our approach explores several hundred memory configurations for each application, yielding several optimal design points in a few hours of computation on a standard desktop.

Item Type:	Conference Paper
Publisher:	IEEE
Additional Information:	Copyright 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Department/Centre:	Division of Interdisciplinary Sciences > Supercomputer Education & Research Centre
Date Deposited:	23 Sep 2011 08:53
Last Modified:	23 Sep 2011 08:53
URI:	http://eprints.iisc.ac.in/id/eprint/40725

Actions (login required)

View Item