Kishore, DN and Ghoshal, SK (1995) Design and implementation of a PC-based FPGA tester. In: IETE Technical Review, 12 (2). pp. 119-132.
Full text not available from this repository. (Request a copy)
Official URL: http://www.tr.ietejournals.org/
Abstract
A new range of programmable logic devices are revolutionizing the way complex digital hardware is designed and built all over the world. Being able to test these devices in order to validate and dynamically improve on the design is crucial. This paper describes a low-cost FPGA tester that can test SRAM based FPGAs in the laboratory.
Item Type: | Journal Article |
---|---|
Publication: | IETE Technical Review |
Publisher: | Medknow Publications |
Additional Information: | Copyright of this article belongs to Medknow Publications. |
Department/Centre: | Division of Interdisciplinary Sciences > Supercomputer Education & Research Centre |
Date Deposited: | 15 Jun 2011 08:56 |
Last Modified: | 15 Jun 2011 08:56 |
URI: | http://eprints.iisc.ac.in/id/eprint/37529 |
Actions (login required)
View Item |