Five-Level Inverter Topology for Induction Motor Drives With Common-Mode Voltage Elimination in Complete Modulation Range

Tekwani, PN and Kanchan, RS and Gopakumar, K and Vezzini, A (2007) Five-Level Inverter Topology for Induction Motor Drives With Common-Mode Voltage Elimination in Complete Modulation Range. In: EPE Journal, 17 (1). pp. 11-23.

PDF five_level.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy

Abstract

Common-mode voltage (CMV) generated by different topologies of the pulse width modulated (PWM) inverters causes shaft voltage, bearing current and ground leakage current in the induction motor (IM) drive system. Consequently the premature mechanical failure (fluting) of machine bearings and conducted electromagnetic interference (EMI) are observed in the multilevel PWM inverter fed IM drive systems. A five-level inverter topology with switching state combination selection strategy for PWM control is proposed for an IM drive for complete elimination of CMV in the entire operating range of the drive, including over-modulation. The proposed scheme is based on a dual five-level inverter fed open-end winding IM drive structure. Each individual five-level inverter of the proposed drive is formed by cascading a three-level neutral point clamped (NPC) inverter with two conventional two-level inverters. Hence, the proposed individual five-level inverter offers simple power-bus structure with less number of power diodes as compared to the conventional NPC five-level inverter. The proposed open-end winding IM drive structure requires nearly half the dc-link voltage and provides increased number of redundant switching state combinations as compared to a single five-level NPC inverter fed conventional IM drive. The proposed CMV elimination scheme is experimentally verified on a 1.5 kW openend winding IM drive.

Item Type:	Journal Article
Publication:	EPE Journal
Publisher:	EPE Association
Additional Information:	Copyright of this article belongs to EPE Association.
Department/Centre:	Division of Electrical Sciences > Electronic Systems Engineering (Formerly Centre for Electronic Design & Technology)
Date Deposited:	08 Jul 2008
Last Modified:	05 Apr 2011 06:51
URI:	http://eprints.iisc.ac.in/id/eprint/14776

Actions (login required)

View Item