ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Distributed digital logic simulation on a network of workstations

Sundaram, S (2007) Distributed digital logic simulation on a network of workstations. In: 1994. ICPP 1994. International Conference on Parallel Processing, 15-19 Aug. 1994, North Carolina State University, NC, USA, pp. 102-105.

[img] PDF
Distributed_Digital.pdf - Published Version
Restricted to Registered users only

Download (443kB) | Request a copy
Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumb...

Abstract

General purpose parallel processing machines are increasingly being used to speedup a variety of VLSI CAD applications. This paper addresses the mapping of logic simulation using the time first algorithm on parallel machines by exploiting the concurrency available in the circuit being simulated. The speedup obtained on parallel/distributed simulation, depends on two major factors, the amount of simulation concurrency possible, and the amount of messages that must be passed among processors. Logic simulation using time first algorithm has been mapped to a distributed platform using a network of workstations. In this paper we propose a partitioning algorithm, which drastically reduces the interprocessor communication and also gives better simulation time. Reduction of communication data upto 40% with eight processors have been obtained for ISCAS benchmark circuits. Reduction of simulation time was also observed

Item Type: Conference Paper
Publisher: IEEE
Additional Information: Copyright 1994 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Keywords: Logic Simulation;Distributed Processing;Network of Workstations;TAlgorithm;FFR Partitioning
Department/Centre: Division of Interdisciplinary Sciences > Supercomputer Education & Research Centre
Date Deposited: 08 Jan 2008
Last Modified: 11 Jan 2012 10:21
URI: http://eprints.iisc.ac.in/id/eprint/11063

Actions (login required)

View Item View Item