ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

FEADS: A Framework for Exploring the Application Design Space on Network Processors

Pai, Rajani and Govindarajan, R (2007) FEADS: A Framework for Exploring the Application Design Space on Network Processors. In: International Journal of Parallel Programming, 35 (1). pp. 1-31.

[img] PDF
Restricted to Registered users only

Download (1MB) | Request a copy


Network processors are designed to handle the inherently parallel nature of network processing applications. However, partitioning and scheduling of application tasks and data allocation to reduce memory contention remain as major challenges in realizing the full performance potential of a given network processor. The large variety of processor architectures in use and the increasing complexity of network applications further aggravate the problem. This work proposes a novel framework, called FEADS, for automating the task of application partitioning and scheduling for network processors. FEADS uses the simulated annealing approach to perform design space exploration of application mapping onto processor resources. Further, it uses cyclic and r-periodic scheduling to achieve higher throughput schedules. To evaluate dynamic performance metrics such as throughput and resource utilization under realistic workloads, FEADS automatically generates a Petri net (PN) which models the application, architectural resources, mapping and the constructed schedule and their interaction. The throughput obtained by schedules constructed by FEADS is comparable to that obtained by manual scheduling for linear task flow graphs; for more complicated task graphs, FEADS’ schedules have a throughput which is upto 2.5 times higher compared to the manual schedules. Further, static scheduling of tasks results in an increase in throughput by upto 30% compared to an implementation of the same mapping without task scheduling.

Item Type: Journal Article
Publication: International Journal of Parallel Programming
Publisher: Springer
Additional Information: Copyright of this article belongs to Springer.
Keywords: Cyclic scheduling;Design space exploration;Network processor;programming model;Performance Evaluation;Petri Nets
Department/Centre: Division of Interdisciplinary Sciences > Supercomputer Education & Research Centre
Division of Electrical Sciences > Computer Science & Automation
Date Deposited: 04 Apr 2007
Last Modified: 19 Sep 2010 04:36
URI: http://eprints.iisc.ac.in/id/eprint/10478

Actions (login required)

View Item View Item