ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Formal verification of an O.S. submodule

Pendharkar, NS and Gopinath, K (1998) Formal verification of an O.S. submodule. In: 18th Conference on Foundations of Software Technology and Theoretical Computer Science: FSTTCS98 (Lecture Notes in Computer Science), 17-19 Dec. 1998, Chennai, India, Vol. 1530, 197-208.

[img] PDF
Restricted to Registered users only

Download (192kB) | Request a copy


The verification of concurrent systems with a large number of interacting components poses a significant challenge to the existing verification methodologies. We consider in this paper the formal verification of buffer cache algorithms of SVR3-type Unix systems using PVS

Item Type: Conference Paper
Publisher: Springer-Verlag
Additional Information: copyright of this article belongs to Springner-Verlag.
Department/Centre: Division of Electrical Sciences > Computer Science & Automation
Date Deposited: 11 Aug 2008
Last Modified: 19 Sep 2010 04:35
URI: http://eprints.iisc.ac.in/id/eprint/10046

Actions (login required)

View Item View Item