|
 | Up a level |
Madhu, Kavitha and Singla, Tarun and Nandy, S K and Narayan, Ranjani and Neumann, Francois and Baufreton, Philippe (2017) Work-in-Progress: REDEFINE (R)(TM) - A Case for WCET-friendly Hardware Accelerators for Real time Applications. In: International Conference on Compilers Architectures and Synthesis For Embedded Systems (CASES), OCT 15-20, 2017, Seoul, SOUTH KOREA.
Guillaumet, Tom and Sharma, Aayush and Feron, Eric and Krishna, Madhava and Narayan, Ranjani and Baufreton, Philippe and Neumann, Francois and Grolleau, Emmanuel (2016) Using Reconfigurable Multi-Core Architectures for Safety-Critical Embedded Systems. In: 35th IEEE/AIAA Digital Avionics Systems Conference (DASC), SEP 25-29, 2016, Sacramento, CA.
Sutter, Louis and Khamvilai, Thanakorn and Monmousseau, Philippe and Mains, John B and Feron, Eric and Baufreton, Philippe and Neumann, Francois and Krishna, Madhava and Nandy, SK and Narayan, Ranjani and Haldar, Chandan (2018) Experimental Allocation of Safety-Critical Applications on Reconfigurable Multi-Core Architecture. In: IEEE/AIAA 37th Digital Avionics Systems Conference (DASC), SEP 23-27, 2018, London, ENGLAND, pp. 833-842.
Guillaumet, Tom and Feron, Eric and Baufreton, Philippe and Neumann, Francois and Madhu, Kavitha and Krishna, Madhava and Nandy, SK and Narayan, Ranjani and Haldar, Chandan (2017) Task Allocation of Safety-Critical Applications on Reconfigurable Multi-Core Architectures. In: 2017 IEEE/AIAA 36TH DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC) , SEP 17-21, 2017, St Petersburg, FL.
