|
 | Up a level |
Bhat, Navakanta and Mukherjee, Sugato (2002) Yield and speed enhancement of semiconductor integrated circuits using post-fabrication transistor mismatch compensation circuitry. Patent Number(s) WO 02073658 A2. Patent Assignee(s) Indian Institute of Science.
