Up a level |
Mannarswamy, Sandya and Govindarajan , Ramaswamy (2011) Making STMs Cache Friendly with Compiler Transformations. In: International Conference on Parallel Architectures and Compilation Techniques, OCtober, 2011, Galveston Island, TX, USA.
Mannarswamy, Sandya and Govindarajan, R (2010) Analyzing Cache Performance Bottlenecks of STM Applications and addressing them with Compiler's help. In: 19th International Conference on Parallel Architectures and Compilation Techniques, SEP 11-15, 2010, Austrian Acad Sci Vienna, Vienna, AUSTRIA,, pp. 547-548.
Mannarswamy, Sandya and Govindarajan, R and Surendran, Rishi (2009) Region Based Structure Layout Optimization by Selective Data Copying. In: in Proc. of the 18th International Conference on Parallel Architectures and Compilation Techniques (PACT-2009), Aug. 2009, Raleigh, NC.