Up a level |
Talwar, Basavaraj and Kulkarni, Shailesh and Amrutur, Bharadwaj (2009) Latency, Power and Performance Trade-offs in Network-on-Chips by Link Microarchitecture Exploration. In: 22nd International Conference on VLSI Design, 5-9 Jan. 2009, New Delhi, INDIA, pp. 163-168.