David, Rakesh Gnana J and Bhat, Navakanta (2008) A low power, process invariant keeper design for high speed dynamic logic circuits. In: ISCAS, 18-21 May 2008 , Seattle, WA .
