Up a level |
Bondada, Sivakumar and Raha, Soumyendu and Mahapatra, Santanu (2010) An efficient reduction algorithm for computation of interconnect delay variability for statistical timing analysis in clock tree planning. In: Sadhana : Academy Proceedings in Engineering Sciences, 35 (4). pp. 407-418.