|
 | Up a level |
Harish, BP and Bhat, Navakanta and Patil, Mahesh B (2006) Modeling of the Effects of Process Variations on Circuit Delay at 65nm. In: 2005 IEEE Conference on Electron Devices and Solid-State Circuits, 19-21 Dec. 2005, Bangalore, pp. 761-764.
