ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

Browse by IISc Authors

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 16.

Conference Proceedings

Bondhugula, Uday (2013) Compiling Affine Loop Nests for Distributed-Memory Parallel Architectures. In: International Conference for High Performance Computing, Networking, Storage and Analysis (SC), NOV 17-22, 2013, Denver, CO.

Dathathri, Roshan and Reddy, Chandan and Ramashekar, Thejas and Bondhugula, Uday (2013) Generating Efficient Data Movement Code for Heterogeneous Architectures with Distributed-Memory. In: 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT), SEP 07-11, 2013, Edinburgh, SCOTLAND, pp. 375-386.

Bhaskaracharya, Somashekaracharya G and Bondhugula, Uday (2013) PolyGLoT: A Polyhedral Loop Transformation Framework for a Graphical Dataflow Language. In: 22nd International Conference on Compiler Construction (CC), MAR 16-24, 2013, Rome, ITALY, pp. 123-143.

Conference Paper

Vasista, Vinay and Narasimhan, Kumudha and Bhat, Siddharth and Bondhugula, Uday (2017) Optimizing geometric multigrid method computation using a DSL approach. In: International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2017, 12 - 17 November 2017, Denver, Colorado, pp. 1-13.

Bandishti, Vinayaka and Pananilath, Irshad and Bondhugula, Uday (2012) Tiling stencil computations to maximize parallelism. In: 12 Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, 2012, New York.

Journal Article

Acharya, Aravind and Bondhugula, Uday and Cohen, Albert (2018) Polyhedral Auto-transformation with No Integer Linear Programming. In: ACM SIGPLAN NOTICES, 53 (4). pp. 529-542.

Jangda, Abhinav and Bondhugula, Uday (2018) An Effective Fusion and Tile Size Model for Optimizing Image Processing Pipelines. In: ACM SIGPLAN NOTICES, 53 (1). pp. 261-275.

Bondhugula, Uday and Bandishti, Vinayaka and Pananilath, Irshad (2017) Diamond Tiling: Tiling Techniques to Maximize Parallelism for Stencil Computations. In: IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 28 (5). pp. 1285-1298.

Bhaskaracharya, Somashekaracharya G and Bondhugula, Uday and Cohen, Albert (2016) Automatic Storage Optimization for Arrays. In: ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 38 (3).

Bondhugula, Uday and Acharya, Aravind and Cohen, Albert (2016) The Pluto plus Algorithm: A Practical Approach for Parallelization and Locality Optimization of Affine Loop Nests. In: ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 38 (3).

Bhaskaracharya, Somashekaracharya G and Bondhugula, Uday and Cohen, Albert (2016) SMO: An Integrated Approach to Intra-array and Inter-array Storage Optimization. In: ACM SIGPLAN NOTICES, 51 (1). pp. 526-538.

Pananilath, Irshad and Acharya, Aravind and Vasista, Vinay and Bondhugula, Uday (2015) An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations. In: ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 12 (2).

Acharya, Aravind and Bondhugula, Uday (2015) PLUTO plus : Near-Complete Modeling of Affine Transformations for Parallelism and Locality. In: ACM SIGPLAN NOTICES, 50 (8). pp. 54-64.

Acharya, Aravind and Bondhugula, Uday (2015) PLUTO plus : Near-Complete Modeling of Affine Transformations for Parallelism and Locality. In: ASSOC COMPUTING MACHINERY, 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA . pp. 54-64.

Mullapudi, Ravi Teja and Vasista, Vinay and Bondhugula, Uday (2015) PolyMage: Automatic Optimization for Image Processing Pipelines. In: ACM SIGPLAN NOTICES, 50 (4). pp. 429-443.

Ramashekar, Thejas and Bondhugula, Uday (2013) Automatic Data Allocation and Buffer Management for Multi-GPU Machines. In: ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 10 (4).

This list was generated on Sun Dec 22 00:27:03 2024 IST.