ePrints@IIScePrints@IISc Home | About | Browse | Latest Additions | Advanced Search | Contact | Help

A Frugal Approach to Reduce RCU Grace Period Overhead

Prasad, Aravinda and Gopinath, K (2018) A Frugal Approach to Reduce RCU Grace Period Overhead. In: 13th EuroSys Conference, EuroSys 2018, 23 - 26 April, 2018, Porto, Portugal.

[img] PDF
Eur_Sys_Con_2018.pdf - Published Version
Restricted to Registered users only

Download (601kB) | Request a copy
Official URL: http://dx.doi.org/ 10.1145/3190508.3190522


Grace period computation is a core part of the Read-Copy-Update (RCU) synchronization technique that determines the safe time to reclaim the deferred objects' memory. We first show that the eager grace period computation employed in the Linux kernel is appropriate only for enterprise workloads such as web and database servers where a large amount of reclaimable memory awaits the completion of a grace period. However, such memory is negligible in High-Performance Computing (HPC) and mostly idling environments due to limited OS kernel activity. Hence an eager approach is not only futile but also detrimental as the CPU cycles consumed to compute a grace period leads to jitter in HPC and frequent CPU wake-ups in idle environments. We design frugal grace periods, an economical grace period computation for non-enterprise environments that consume fewer CPU cycles. In addition, we reduce the number of grace periods either by using heuristics or by letting the memory allocator to explicitly request for a grace period only when it is running out of free objects. Our implementation in the Linux kernel reduces the number of grace periods by 68% to 99%, reduces the CPU time consumed by grace periods by 39% to 99%, improves the throughput by up to 28% for NAS parallel benchmarks and increases the CPU time spent in low power states by 2.4x when the system is idle.

Item Type: Conference Paper
Additional Information: Copyright belongs to Association for Computing Machinery, Inc.
Keywords: Read-Copy-Update(RCU);Grace periods;Dynamic Memory Allocator;Jitter;Power management
Department/Centre: Division of Electrical Sciences > Computer Science & Automation
Depositing User: Id for Latest eprints
Date Deposited: 21 Apr 2019 08:07
Last Modified: 21 Apr 2019 08:07
URI: http://eprints.iisc.ac.in/id/eprint/62524

Actions (login required)

View Item View Item