Sutter, Louis and Khamvilai, Thanakorn and Monmousseau, Philippe and Mains, John B and Feron, Eric and Baufreton, Philippe and Neumann, Francois and Krishna, Madhava and Nandy, SK and Narayan, Ranjani and Haldar, Chandan (2018) Experimental Allocation of Safety-Critical Applications on Reconfigurable Multi-Core Architecture. In: IEEE/AIAA 37th Digital Avionics Systems Conference (DASC), SEP 23-27, 2018, London, ENGLAND, pp. 833-842.
PDF
Iee_Aia_Dig_Avi_Sys_Con_833_2018.pdf - Published Version Restricted to Registered users only Download (3MB) | Request a copy |
Abstract
Multi-core processors pervade numerous industries but they still represent a challenge for the aerospace industry, where strong certification of every components is required. One way to make them enforce safety-criticality constraints is to ensure reallocation of critical tasks on the chip when they are affected by hardware faults. This paper describes and compares different models of a task reallocation problem for a reconfigurable multi-core architecture. It also presents the first version of the macroscopic model made of Raspberry Pi that was built to represent the multi-core architecture and to test the task allocation algorithm on an actual system, showing the increased robustness that the reallocation algorithm enables while cores are made faulty.
Item Type: | Conference Paper |
---|---|
Series.: | IEEE-AIAA Digital Avionics Systems Conference |
Publisher: | IEEE |
Additional Information: | IEEE/AIAA 37th Digital Avionics Systems Conference (DASC), London, ENGLAND, SEP 23-27, 2018 |
Keywords: | multi-core; reconfigurable; safety-critical; integer linear programming; Raspberry Pi |
Department/Centre: | Division of Interdisciplinary Sciences > Computational and Data Sciences |
Date Deposited: | 07 Feb 2019 04:54 |
Last Modified: | 07 Feb 2019 04:54 |
URI: | http://eprints.iisc.ac.in/id/eprint/61616 |
Actions (login required)
View Item |