Digitally controlled variation tolerant timing generation technique for SRAM sense amplifiers

Viveka, KR and Bharadwaj , Amrutur (2013) Digitally controlled variation tolerant timing generation technique for SRAM sense amplifiers. In: 2013 5th Asia Symposium on Quality Electronic Design (ASQED), , 26-28 Aug. 2013 , Penang .

PDF 5th_ASQED_233_2013.pdf - Published Version Restricted to Registered users only Download (352kB) | Request a copy

Abstract

Embedded memories occupy increasingly greater portion of SoC area, significantly affecting system performance metrics such as speed and power. The adverse effects of variation, that is accompanying technology scaling, is however making design of these high density memories increasingly challenging. The speed and power consumption of memories is greatly affected by the technique employed to generate timing signals, specifically the sense-amplifier enable (SAE) signal. A BIST based post-silicon tunable approach is known to provide the best tracking with process variation with minimum margins. This paper proposes an improved tuning algorithm that utilizes random-sampling to achieve faster tuning. The algorithm also enables increased utilization of redundancy repair infrastructure to further lower power consumption and improve access speeds.

Item Type:	Conference Paper
Publisher:	IEEE
Additional Information:	Copy right for this article belongs to the IEEE
Department/Centre:	Division of Electrical Sciences > Electrical Communication Engineering
Date Deposited:	23 Aug 2016 10:38
Last Modified:	23 Aug 2016 10:38
URI:	http://eprints.iisc.ac.in/id/eprint/54442

Actions (login required)

View Item