

INTRODUCTION

High voltage direct current (HVDC) links are increasingly used for asynchronous interconnection of AC systems apart from long distance bulk power transmission. The interconnection through HVDC links are generally characterized by weak AC systems. The relative strength of the AC system at the point of coupling is measured by short circuit ratio (SCR) which is defined as the equivalent admittance of the AC system on the base of DC power rating. The AC system is considered to be weak when SCR is less than three.

There are several operational problems associated with weak AC systems (1). one of the major problems is voltage instability at converter bus. Hamad and Kuhn (2) have used a simple measure called voltage stability factor (VSF) defined below:

$$VSF = \Delta V / \Delta Q_c \quad \left| \quad P_d = P_{do} \quad (1)\right.$$

where ΔV is the incremental change in the bus voltage due to a small change in the shunt reactive compensation ΔQ_c . Large positive values of VSF imply problems of voltage regulation and negative values imply instability.

The solution to the problem of voltage instability can be through (i) strengthening the AC system (ii) novel converter control strategies or (iii) The application of static VAR compensator (SVC) at the converter bus (3-5). The steady state analysis of voltage stability using the measure of VSF is also useful in comparing the effectiveness of various controllers.

The computation of VSF has been primarily applied at the inverter bus. However, it is possible to give a general formulation for the computation of VSF which is also applicable to multi-terminal DC (MTDC) systems. This is done by treating VSF as a matrix defined by

$$\Delta V = \{VSF\} \Delta Q_c \quad (2)$$

where $VSF(i, j)$ is the partial derivative of V_i with respect to Q_{cj} . This generalization allows the definition of mutual VSF when $i \neq j$, and this is not always zero.

This paper presents a general steady state analysis of voltage instability which is applicable to MTDC systems and also permits the comparison of various controller strategies. In a parallel connected MTDC system of which two terminal link is a special case, one of the terminals, called the voltage setting terminal (VST), sets the DC voltage reference for all other terminals acting on either constant current or constant power control. The VST can have different control strategies such

as (A) Constant angle (CAC) (B) Constant power factor (CPF) (C) Constant reactive power (CRP) (D) Constant reactive current (CRC) (E) Constant direct voltage (CDV) and (F) Constant AC voltage (CAV).

A case study of an asynchronous two terminal HVDC link is presented to illustrate the analysis and compare the various novel converter control strategies.

SYSTEM MODEL

A general 'n' terminal MTDC system is considered for the analysis. However the following assumptions are made to simplify the analysis and yet retain those aspects that are of relevance

- (i) The HVDC system forms asynchronous interconnection between several unconnected AC systems.
- (ii) The AC system connected to each terminal can be represented by Thevenin's equivalent (at fundamental frequency) viewed from the converter bus.
- (iii) The on-load tap changers (OLTC) of the converter transformers are slow in action and hence the transformer taps are assumed to be constants during a transient.
- (iv) Any converter terminal can act as the voltage setting terminal. However there is no loss of generality in assuming the 'n'th terminal as VST.

Converter Equations

At any converter terminal 'j', the following equations are applicable

$$V_{dj} = k_j V_j \cos \theta_j - R C_j I_{dj} \quad (3)$$

$$P_{dj} = m_j V_{dj} I_{dj} \quad (4)$$

$$Q_{dj} = V_{dj} I_{dj} \tan \phi_j \quad (5)$$

$$\cos \phi_j = V_{dj} / k_j a_j V_j \quad (6)$$

where all the variables are expressed in per unit system that is more flexible than used in the past (6). a_j is the off-nominal turns ratio of the converter transformer at terminal 'j'. The converter angle θ can be either the delay angle (α) for the rectifier or the extinction angle (γ) for the inverter terminal. The current I_{dj} and voltage V_{dj} are assumed to be positive. Hence the coefficient m_j is introduced which is +1 for the rectifier and -1 for the inverter.

DC Network Equations

Choosing the DC bus at the VST (nth terminal) as the reference bus, the DC voltage at terminal 'j' is given by

$$V_{dj} = \sum_{k=1}^{n-1} m_k R_{jk} I_{dk} + V_{dn}, \quad j=1 \text{ to } (n-1) \quad (7)$$

where R_{jk} is an element of the bus resistance matrix of the DC network with bus 'n' as reference. The current (I_{dn}) at VST is given by

$$m_n I_{dn} = - \sum_{k=1}^{n-1} I_{dk} m_k \quad (8)$$

In the case of a two terminal HVDC link, the equations (7) and (8) reduce to

$$V_{dr} = V_{di} + R_d I_d \quad (9)$$

$$I_{dr} = I_{di} \quad (10)$$

Power Flow Equations at the Converter Bus:

Because of assumptions (i) and (ii), the AC system at the jth terminal can be represented as shown in Fig. 1. From Fig. 1, the following power flow equations can be written at converter bus 'j'.

$$\begin{aligned} P_j &= m_j P_{dj} = V_j E_j g_j \cos \delta_j - V_j^2 g_j + E_j V_j b_j \sin \delta_j \\ Q_j &= Q_{dj} - Q_{cj} = V_j E_j b_j \cos \delta_j - V_j^2 b_j - \\ &\quad V_j E_j g_j \sin \delta_j \quad \dots (12) \end{aligned}$$

where $g_j = R_j / (R_j + X_j)$, $b_j = -X_j / (R_j + X_j)$

Controller Equations

As the transformer tap 'a' is assumed to be constant, the only control variable available at each terminal is 'e'. The control strategy is to maintain one of the scheduled variable at a preset value. At non-VST, the scheduled quantity can be current or power. Thus for terminals 1 to n-1, the following equations apply

$$W_j = P_{dj} \text{ or } I_{dj} = W_j^{spec}, j=1 \text{ to } (n-1) \quad (13)$$

Where W_j is the scheduled variable at terminal 'j'. At VST, there can be several possible control strategies. For a given control strategy, the following scalar equation applies

$$W_n = W_n^{spec} \quad (14)$$

where W_n can be (i) e_n (ii) ϕ_n (iii) Q_{dn} (iv) I_{qn} (v) V_{dn} or (vi) V_n .

The reactive current I_{qn} (at terminal n) is

$$\text{given by} \quad I_{qn} = k_n a_n I_{dn} \sin \phi_n \quad (15)$$

VOLTAGE STABILITY ANALYSIS

The steady-state analysis of voltage-stability is based on linearized algebraic equations. It is essentially a part of the small signal stability analysis with dynamics neglected. It is assumed that the system is subjected to small perturbations around an operating point.

Linearising equations (3) to (8), and (13) we can obtain

$$\Delta E_d = E_{pd} \Delta V_{dn} \quad (16)$$

$$\Delta Q_d = E_{qd} \Delta V_{dn} + [F_{qv}] \Delta V \quad (17)$$

After linearizing equations (11) and (12) and utilizing equations (16) and (17), we have

$$\Delta V = [H] \Delta Q_c + g \Delta V_{dn} \quad (18)$$

where [H] is a nxn, diagonal matrix.

Linearizing equation (14), it is possible to get the following relationship

$$c_1 \Delta V_n + c_2 \Delta V_{dn} = 0 \quad (19)$$

The above equation is applicable to all the six controllers at VST.

From (18), we have,

$$\Delta V_n = h_n \Delta Q_{cn} + g_n \Delta V_{dn} \quad (20)$$

Combining (19) and (20) we obtain

$$\Delta V_{dn} = c_n \Delta Q_{cn} \quad (21)$$

Substituting (21) in (18), we get

$$\Delta V = [VSF] \Delta Q_c = \{[H] + c_n g_n\} \Delta Q_c \quad (22)$$

where e_n is a row vector with only one non-zero element, $e_n(n) = 1.0$.

Comments: From the structure of the [VSF]

matrix given in (22), the following observations are applicable.

1. For CDV control at VST, the VSF matrix is diagonal with entries $VSF(j,j) = h_j$.
2. The self VSF, h_j , at a terminal other than VST, is a function of the AC system strength or SCR at that terminal. It is independent of the control strategy at any converter.
3. The self VSF at VST is not only a function of the SCR at that terminal, but also of the converter control.
4. The mutual VSF ($\Delta V_j / \Delta Q_{cn}$) is a function of SCRs at the terminal j and the VST in addition to the control strategy.
5. When current control is used at all (non-VST) terminals (j=1 to n-1) then CRC control at the VST is equivalent to CPF control.

A CASE STUDY

The analysis presented in the previous section is applied to the example of a two terminal asynchronous HVDC link. The rectifier is assumed to be on either (I) constant current control or (II) constant power control. Six possible control strategies listed earlier are considered for the inverter.

Results and Discussion

Figure 2 shows the self VSF at the inverter as a function of the inverter SCR for case I for different inverter control strategies. It is seen from Fig.2 that CDV control is the best and CRP control is the worst. CRC or CPF control is slightly better than CEA control.

Figure 3 shows the self VSF at the inverter for case II (constant power) as a function of SCR and for different inverter controls. Here CEA control is the worst and CDV

control is again the best. The curve marked 4 corresponds to the case with CEA control and the DC line resistance neglected. Figure 4 shows the variation of mutual VSF as a function of inverter SCR for case I. It is interesting to observe that the mutual VSF is negative with CAV control. Figure 5 shows the variation of self VSF at the rectifier

for the three cases (a) with inverter as VST (b) with rectifier as VST (i) inverter on constant current control and (ii) inverter as constant power control. In case (a) the self VSF is independent of the control. It is assumed for case b, that the rectifier is an constant delay angle control.

CONCLUSIONS

In this paper, a general formulation for the steady state analysis of voltage stability is presented with a case study of a two terminal HVDC link. The analysis is also applicable to MTDC systems. The following conclusions can be drawn from the analysis and the case study.

1. The voltage instability is a more severe problem at the voltage setting terminal compared to other terminals irrespective of whether it is rectifier or inverter.
2. While in general, the voltage collapse (instability) at a terminal occurs as the AC system strength is reduced at that terminal, it is also influenced by the SCR at the VST and the control strategy used. The constant current control results in a lower value of critical SCR (corresponding to the onset of instability) than the constant power control.
3. The use of novel converter control at the inverter results in improved voltage stability compared to the CEA control. The constant DC voltage (CDV) control gives the best results followed by constant reactive current (CRC) control. Another advantage of CDV control is that voltage instability at a terminal is unaffected by the AC system strength at VST.
4. Although constant AC voltage (CAV) control at the VST can improve voltage stability at that terminal, it does not help in overcoming voltage instability at other terminals.

REFERENCES

1. Krishnayya P.C.S, Piwko R.J., Weaver T.L., Bahrman M.P. and Hammad A.E., 1986, *IEEE Trans., PWRD-1*, 308-318
2. Hammad A.E. and Kuhn W., 1986, *IEEE Trans., PWRD-1*, 209-216.
3. Hammad A., Sadek K., Koelsch H. and Gueth G., 1985., *IEEE Trans., PAS-104*, 697-703
4. Franken B. and Andersson G., 1990, *IEEE Trans., PWRD-5*, 235-242.
5. Szechtman M., Ping W.W., Salgado E. and Bowler J.P., 1984, *IEEE Trans., PAS-103*, 2244-2248.
6. Padiyar K.R. and Kalyana Raman V., 1991, "A general method for power flow analysis in MTDC systems", *IEEE ACE-90 Conf. PROC.* Bangalore, India.





Figure 2 Self VSF at inverter terminal - case I




Figure 3 self VSF at inverter terminal - case II




Figure 4 Variation of mutual VSF




Figure 5 self VSF at rectifier terminal